Commit Graph

59 Commits

Author SHA1 Message Date
刘子宸 c29f51b6e2 Added gdb server. 2026-05-20 15:57:53 +08:00
刘子宸 342549bd5c Fixed CLINT address map. 2026-05-19 22:15:30 +08:00
刘子宸 dcca687395 Added log interface. 2026-05-19 18:17:56 +08:00
刘子宸 b851d99598 Added PTY ioflow backend. 2026-05-14 14:02:42 +08:00
刘子宸 9d4bc1e79f Added RISC-V A extension. 2026-05-13 17:22:38 +08:00
刘子宸 2b1b429bd6 Added virtual peripheral UART Lite and CLINT. 2026-05-11 19:40:58 +08:00
刘子宸 8549c5b373 New IO backend interface. 2026-05-09 20:06:16 +08:00
刘子宸 6b423fab0c Changed `ringbuffer` so its capacity can only be powers of 2. 2026-04-11 17:23:06 +08:00
刘子宸 bd51e32487 Moved `ringbuffer` and `width_t` to namespace `libanemo`. 2026-04-11 15:22:15 +08:00
刘子宸 0ff4753ab0 Added address translation. 2026-04-09 12:00:09 +08:00
刘子宸 a336b2d975 Optimized performance of virtual memory. 2026-04-04 22:39:22 +08:00
刘子宸 734f3f16e9 Changed the memory interface of `abstract_cpu` from `memory` to `memory_view`. 2025-09-12 13:29:36 +08:00
刘子宸 25280346db `memory_veiw` can have different position mapped to base address with source. 2025-08-09 00:58:41 +08:00
刘子宸 04ef9a2276 Added `memory_view`. 2025-08-06 01:48:02 +08:00
刘子宸 1894331c5b Addded example for a minimal RISC-V simulator. 2025-08-04 14:37:08 +08:00
刘子宸 594b4cb101 Moved emulator backend to namespace `riscv`. 2025-08-04 14:22:04 +08:00
刘子宸 4771a17e11 Refactored project layout. 2025-08-03 21:45:14 +08:00
刘子宸 4878dba4d5 Staged to new emulator. 2025-08-03 14:42:25 +08:00
刘子宸 521794ce51 RV64IM support. 2025-08-03 03:10:30 +08:00
刘子宸 723232645c Improved difftest logic. 2025-08-03 00:41:03 +08:00
刘子宸 4921bef5dc New RISC-V emulator with privileged operation support. 2025-08-03 00:38:42 +08:00
刘子宸 ba585249ab Specialize SDB for difftest. 2025-08-02 17:14:37 +08:00
刘子宸 69edff820a New RISC-V simulator backends. 2025-08-02 17:14:06 +08:00
刘子宸 69ae644920 An unprivileged only RISC-V CPU fast emulator. 2025-07-30 22:04:14 +08:00
刘子宸 daf4a0588e `simple_difftest` now compares trap events. 2025-07-24 01:34:51 +08:00
刘子宸 22805f671d Migrate `rv32i_cpu_system` to a subclass of `riscv_cpu<uint32_t>`. 2025-07-24 01:33:50 +08:00
刘子宸 55ae688a79 Fixed display format of `event_t`. 2025-07-23 22:27:17 +08:00
刘子宸 30ac32dd8c An unprivileged only RISC-V CPU base class. 2025-07-23 22:26:34 +08:00
刘子宸 36f73c4cbe Fixed mistakes in difftest and the `trace` SDB command. 2025-07-23 18:44:49 +08:00
刘子宸 b596e5df5c Migrate RISC-V constant definitions to static constexpr members of template structs. 2025-07-23 13:36:23 +08:00
刘子宸 b0453f21b2 `simple_difftest` now copies the trace of the DUT into its buffer. 2025-07-22 21:28:32 +08:00
刘子宸 4d53e053b6 SDB command `trace`. 2025-07-22 11:26:33 +08:00
刘子宸 7fe30f62f2 Random access iterator for ringbuffer. 2025-07-22 04:54:21 +08:00
刘子宸 a5864a9939 New `libvio` interface. 2025-07-22 04:53:29 +08:00
venti 7b4413d32c Fixed compiling error on Windows 2025-07-20 20:50:44 +08:00
刘子宸 b1eeb9d16d SDB commandline interface 2025-07-20 17:29:53 +08:00
刘子宸 c7f48f9944 Fixed compiling error in MSVC. 2025-07-20 01:41:28 +08:00
刘子宸 da0c8ed576 Starndard differencial testing interface. 2025-07-20 01:40:44 +08:00
刘子宸 5b4ffbb2fd Added changes that should have been commited. 2025-07-20 00:34:56 +08:00
刘子宸 2003baab28 SDB expression functions. 2025-07-20 00:32:07 +08:00
刘子宸 771f870627 MMIO mtime implement 2025-07-13 11:25:55 +08:00
刘子宸 309a0ffab2 MMIO console implement 2025-07-13 11:25:14 +08:00
刘子宸 1b001a4a09 base `libvio::frontend` implement 2025-07-13 11:22:11 +08:00
刘子宸 f9c409341e `libvio` bus interface API freeze 2025-07-13 11:13:55 +08:00
刘子宸 fe0c909db4 `libvio` frontend and backend API freeze 2025-07-13 05:15:17 +08:00
刘子宸 a22ae48657 Added `libvio` as part of project 2025-07-13 05:14:44 +08:00
刘子宸 287b319697 Cache interface 2025-07-12 16:42:12 +08:00
刘子宸 0be3aa68ce New memory interface 2025-07-12 16:04:36 +08:00
刘子宸 58c4f3573c RV64I realated definitions 2025-07-11 23:34:22 +08:00
刘子宸 b0dbd415b3 API change 2025-07-11 23:32:58 +08:00