Add Elu for Snippets tokenization
This commit is contained in:
parent
695e62ef84
commit
f77cd52f9d
|
|
@ -92,6 +92,7 @@ CPUTargetMachine::CPUTargetMachine(dnnl::impl::cpu::aarch64::cpu_isa_t host_isa)
|
|||
// unary
|
||||
jitters[ov::op::v0::Abs::get_type_info_static()] = CREATE_CPU_EMITTER(jit_abs_emitter);
|
||||
jitters[ov::op::v0::Clamp::get_type_info_static()] = CREATE_CPU_EMITTER(jit_clamp_emitter);
|
||||
jitters[ov::op::v0::Elu::get_type_info_static()] = CREATE_CPU_EMITTER(jit_elu_emitter);
|
||||
jitters[ov::op::v0::Exp::get_type_info_static()] = CREATE_CPU_EMITTER(jit_exp_emitter);
|
||||
jitters[ov::op::v0::Relu::get_type_info_static()] = CREATE_CPU_EMITTER(jit_relu_emitter);
|
||||
jitters[ov::op::v0::Tanh::get_type_info_static()] = CREATE_CPU_EMITTER(jit_tanh_emitter);
|
||||
|
|
|
|||
|
|
@ -77,6 +77,7 @@ bool SupportsFusingWithConvolution_Simple(const std::shared_ptr<const Node> &nod
|
|||
// Skip them here, when they are supported by Snippets ARM. Ticket: 141170.
|
||||
return ov::is_type<ov::op::v0::Abs>(node) ||
|
||||
ov::is_type<ov::op::v0::Clamp>(node) ||
|
||||
ov::is_type<ov::op::v0::Elu>(node) ||
|
||||
ov::is_type<ov::op::v0::Relu>(node) ||
|
||||
ov::is_type<ov::op::v0::Tanh>(node);
|
||||
}
|
||||
|
|
|
|||
|
|
@ -949,8 +949,9 @@ void Transformations::MainSnippets(void) {
|
|||
ov::is_type<ov::op::v1::Add>(n) ||
|
||||
ov::is_type<ov::op::v0::Clamp>(n) ||
|
||||
ov::is_type<ov::op::v1::Divide>(n) ||
|
||||
ov::is_type<ov::op::v1::Multiply>(n) ||
|
||||
ov::is_type<ov::op::v0::Elu>(n) ||
|
||||
ov::is_type<ov::op::v0::Exp>(n) ||
|
||||
ov::is_type<ov::op::v1::Multiply>(n) ||
|
||||
ov::is_type<ov::op::v0::Relu>(n) ||
|
||||
ov::is_type<ov::op::v0::Tanh>(n));
|
||||
#else
|
||||
|
|
|
|||
|
|
@ -237,6 +237,7 @@ const std::map<utils::ActivationTypes, std::vector<std::vector<float>>>& activat
|
|||
{Abs, {{}}},
|
||||
{Exp, {{}}},
|
||||
{Clamp, {{-2.0f, 2.0f}}},
|
||||
{Elu, {{0.1f}}},
|
||||
{Relu, {{}}},
|
||||
{Tanh, {{}}},
|
||||
};
|
||||
|
|
|
|||
Loading…
Reference in New Issue