Commit Graph

10 Commits

Author SHA1 Message Date
Song Fangyuan 8d8e9beb1d
feat: improve VCS waveform, coverage, and modern Verdi support (#94)
* (fix): artifacts patch

* (fix) vcs waveform: support fsdb rename and flush

* (update) yaml-cpp: move to dependence and bump to 0.9.0

* (remove) third: drop unused type_safe

* (update) slang: bump default tag to v11.0

* (update) yaml-cpp: fetch dependency during init

* (fix) vcs coverage: add runtime save control

* fix: update VCS coverage control flow

* fix: make VCS finish safe for host process

* fix: stabilize VCS coverage export

* fix: support modern Verdi integration for VCS

* example: unify output paths and add per-example test targets

* fix: resolve xspcomm from picker path in mem_direct template

---------

Co-authored-by: Makiras <22570332+Makiras@users.noreply.github.com>
2026-07-07 17:48:32 +08:00
Makiras e3eab27451 feat(lib): add atClone hook for post-fork state re-initialization
Add a new `atClone()` method to the simulation core and expose it through all language bindings.

This method is intended to be called in a child process after a fork() to re-initialize the state of the Verilated model. This is crucial for supporting robust multi-process simulation environments, such as Python's `multiprocessing`, where forking can lead to an inconsistent state in the simulator's child instances.

Additionally, this commit includes several stability and memory management improvements:
- Fix memory leaks in `DutUnifiedBase` and the C++ wrapper by ensuring allocated resources are properly deallocated.
- Add a null-pointer check in `FlushWaveform` to prevent crashes when a waveform dumper is not present.
- Expose the `atClone` functionality to C++, Go, Java, Lua, Python, and Scala wrappers.
2026-01-29 17:07:30 +08:00
yaozhicheng ee41d8bf4b new feat(cpp): add GetInternalSignalList/GetInternalSignal for cpp && test pass 2025-04-30 11:23:00 +08:00
yaozhicheng 21f8adfe42 add: support cascaded_signals for cpp 2024-08-27 19:15:53 +08:00
yaozhicheng 805753f834 uniform dut.xclock, dut.xport 2024-07-17 10:34:01 +08:00
yaozhicheng 3f857c4dbb refine user APIs 2024-07-17 10:34:01 +08:00
Makiras 7cdd8d576c refacted DutUnifiedBase without inhert and change dlmopen abstract level
due to dlmopen DPI library is simulator-related, we choose to dlmopen whole libUT.so without simulator-related code
2024-07-17 10:34:01 +08:00
Makiras a1192bd277 add multi-instance support with dlmopen for VERILATOR 2024-07-17 10:34:01 +08:00
Makiras 7c275b40ce add quick start example 2023-12-29 10:05:07 +00:00
Makiras 06751a12f8 optimize mcv output content
add verbose mode and example project mode
todo: add python support ,finetune vcs support
2023-12-11 08:36:32 +00:00