293 lines
7.5 KiB
LLVM
293 lines
7.5 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=riscv64 -verify-machineinstrs < %s \
|
|
; RUN: | FileCheck %s -check-prefix=RV64I
|
|
; RUN: llc -mtriple=riscv64 -mattr=+zbkb -verify-machineinstrs < %s \
|
|
; RUN: | FileCheck %s -check-prefix=RV64ZBKB
|
|
|
|
define signext i32 @pack_i32(i32 signext %a, i32 signext %b) nounwind {
|
|
; RV64I-LABEL: pack_i32:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: slli a0, a0, 48
|
|
; RV64I-NEXT: srli a0, a0, 48
|
|
; RV64I-NEXT: slliw a1, a1, 16
|
|
; RV64I-NEXT: or a0, a1, a0
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV64ZBKB-LABEL: pack_i32:
|
|
; RV64ZBKB: # %bb.0:
|
|
; RV64ZBKB-NEXT: packw a0, a0, a1
|
|
; RV64ZBKB-NEXT: ret
|
|
%shl = and i32 %a, 65535
|
|
%shl1 = shl i32 %b, 16
|
|
%or = or i32 %shl1, %shl
|
|
ret i32 %or
|
|
}
|
|
|
|
define signext i32 @pack_i32_2(i16 zeroext %a, i16 zeroext %b) nounwind {
|
|
; RV64I-LABEL: pack_i32_2:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: slliw a1, a1, 16
|
|
; RV64I-NEXT: or a0, a1, a0
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV64ZBKB-LABEL: pack_i32_2:
|
|
; RV64ZBKB: # %bb.0:
|
|
; RV64ZBKB-NEXT: packw a0, a0, a1
|
|
; RV64ZBKB-NEXT: ret
|
|
%zexta = zext i16 %a to i32
|
|
%zextb = zext i16 %b to i32
|
|
%shl1 = shl i32 %zextb, 16
|
|
%or = or i32 %shl1, %zexta
|
|
ret i32 %or
|
|
}
|
|
|
|
; Test case where we don't have a sign_extend_inreg after the or.
|
|
define signext i32 @pack_i32_3(i16 zeroext %0, i16 zeroext %1, i32 signext %2) {
|
|
; RV64I-LABEL: pack_i32_3:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: slli a0, a0, 16
|
|
; RV64I-NEXT: or a0, a0, a1
|
|
; RV64I-NEXT: addw a0, a0, a2
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV64ZBKB-LABEL: pack_i32_3:
|
|
; RV64ZBKB: # %bb.0:
|
|
; RV64ZBKB-NEXT: packw a0, a1, a0
|
|
; RV64ZBKB-NEXT: addw a0, a0, a2
|
|
; RV64ZBKB-NEXT: ret
|
|
%4 = zext i16 %0 to i32
|
|
%5 = shl nuw i32 %4, 16
|
|
%6 = zext i16 %1 to i32
|
|
%7 = or i32 %5, %6
|
|
%8 = add i32 %7, %2
|
|
ret i32 %8
|
|
}
|
|
|
|
define i64 @pack_i64(i64 %a, i64 %b) nounwind {
|
|
; RV64I-LABEL: pack_i64:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: slli a0, a0, 32
|
|
; RV64I-NEXT: srli a0, a0, 32
|
|
; RV64I-NEXT: slli a1, a1, 32
|
|
; RV64I-NEXT: or a0, a1, a0
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV64ZBKB-LABEL: pack_i64:
|
|
; RV64ZBKB: # %bb.0:
|
|
; RV64ZBKB-NEXT: pack a0, a0, a1
|
|
; RV64ZBKB-NEXT: ret
|
|
%shl = and i64 %a, 4294967295
|
|
%shl1 = shl i64 %b, 32
|
|
%or = or i64 %shl1, %shl
|
|
ret i64 %or
|
|
}
|
|
|
|
define i64 @pack_i64_2(i32 signext %a, i32 signext %b) nounwind {
|
|
; RV64I-LABEL: pack_i64_2:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: slli a0, a0, 32
|
|
; RV64I-NEXT: srli a0, a0, 32
|
|
; RV64I-NEXT: slli a1, a1, 32
|
|
; RV64I-NEXT: or a0, a1, a0
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV64ZBKB-LABEL: pack_i64_2:
|
|
; RV64ZBKB: # %bb.0:
|
|
; RV64ZBKB-NEXT: pack a0, a0, a1
|
|
; RV64ZBKB-NEXT: ret
|
|
%zexta = zext i32 %a to i64
|
|
%zextb = zext i32 %b to i64
|
|
%shl1 = shl i64 %zextb, 32
|
|
%or = or i64 %shl1, %zexta
|
|
ret i64 %or
|
|
}
|
|
|
|
define i64 @pack_i64_3(ptr %0, ptr %1) {
|
|
; RV64I-LABEL: pack_i64_3:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: lw a0, 0(a0)
|
|
; RV64I-NEXT: lwu a1, 0(a1)
|
|
; RV64I-NEXT: slli a0, a0, 32
|
|
; RV64I-NEXT: or a0, a0, a1
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV64ZBKB-LABEL: pack_i64_3:
|
|
; RV64ZBKB: # %bb.0:
|
|
; RV64ZBKB-NEXT: lw a0, 0(a0)
|
|
; RV64ZBKB-NEXT: lwu a1, 0(a1)
|
|
; RV64ZBKB-NEXT: pack a0, a1, a0
|
|
; RV64ZBKB-NEXT: ret
|
|
%3 = load i32, ptr %0, align 4
|
|
%4 = zext i32 %3 to i64
|
|
%5 = shl i64 %4, 32
|
|
%6 = load i32, ptr %1, align 4
|
|
%7 = zext i32 %6 to i64
|
|
%8 = or i64 %5, %7
|
|
ret i64 %8
|
|
}
|
|
|
|
define signext i32 @packh_i32(i32 signext %a, i32 signext %b) nounwind {
|
|
; RV64I-LABEL: packh_i32:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: andi a0, a0, 255
|
|
; RV64I-NEXT: slli a1, a1, 56
|
|
; RV64I-NEXT: srli a1, a1, 48
|
|
; RV64I-NEXT: or a0, a1, a0
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV64ZBKB-LABEL: packh_i32:
|
|
; RV64ZBKB: # %bb.0:
|
|
; RV64ZBKB-NEXT: packh a0, a0, a1
|
|
; RV64ZBKB-NEXT: ret
|
|
%and = and i32 %a, 255
|
|
%and1 = shl i32 %b, 8
|
|
%shl = and i32 %and1, 65280
|
|
%or = or i32 %shl, %and
|
|
ret i32 %or
|
|
}
|
|
|
|
define i32 @packh_i32_2(i32 %a, i32 %b) nounwind {
|
|
; RV64I-LABEL: packh_i32_2:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: andi a0, a0, 255
|
|
; RV64I-NEXT: andi a1, a1, 255
|
|
; RV64I-NEXT: slli a1, a1, 8
|
|
; RV64I-NEXT: or a0, a1, a0
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV64ZBKB-LABEL: packh_i32_2:
|
|
; RV64ZBKB: # %bb.0:
|
|
; RV64ZBKB-NEXT: packh a0, a0, a1
|
|
; RV64ZBKB-NEXT: ret
|
|
%and = and i32 %a, 255
|
|
%and1 = and i32 %b, 255
|
|
%shl = shl i32 %and1, 8
|
|
%or = or i32 %shl, %and
|
|
ret i32 %or
|
|
}
|
|
|
|
define i64 @packh_i64(i64 %a, i64 %b) nounwind {
|
|
; RV64I-LABEL: packh_i64:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: andi a0, a0, 255
|
|
; RV64I-NEXT: slli a1, a1, 56
|
|
; RV64I-NEXT: srli a1, a1, 48
|
|
; RV64I-NEXT: or a0, a1, a0
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV64ZBKB-LABEL: packh_i64:
|
|
; RV64ZBKB: # %bb.0:
|
|
; RV64ZBKB-NEXT: packh a0, a0, a1
|
|
; RV64ZBKB-NEXT: ret
|
|
%and = and i64 %a, 255
|
|
%and1 = shl i64 %b, 8
|
|
%shl = and i64 %and1, 65280
|
|
%or = or i64 %shl, %and
|
|
ret i64 %or
|
|
}
|
|
|
|
define i64 @packh_i64_2(i64 %a, i64 %b) nounwind {
|
|
; RV64I-LABEL: packh_i64_2:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: andi a0, a0, 255
|
|
; RV64I-NEXT: andi a1, a1, 255
|
|
; RV64I-NEXT: slli a1, a1, 8
|
|
; RV64I-NEXT: or a0, a1, a0
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV64ZBKB-LABEL: packh_i64_2:
|
|
; RV64ZBKB: # %bb.0:
|
|
; RV64ZBKB-NEXT: packh a0, a0, a1
|
|
; RV64ZBKB-NEXT: ret
|
|
%and = and i64 %a, 255
|
|
%and1 = and i64 %b, 255
|
|
%shl = shl i64 %and1, 8
|
|
%or = or i64 %shl, %and
|
|
ret i64 %or
|
|
}
|
|
|
|
define zeroext i16 @packh_i16(i8 zeroext %a, i8 zeroext %b) nounwind {
|
|
; RV64I-LABEL: packh_i16:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: slli a1, a1, 8
|
|
; RV64I-NEXT: or a0, a1, a0
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV64ZBKB-LABEL: packh_i16:
|
|
; RV64ZBKB: # %bb.0:
|
|
; RV64ZBKB-NEXT: packh a0, a0, a1
|
|
; RV64ZBKB-NEXT: ret
|
|
%zext = zext i8 %a to i16
|
|
%zext1 = zext i8 %b to i16
|
|
%shl = shl i16 %zext1, 8
|
|
%or = or i16 %shl, %zext
|
|
ret i16 %or
|
|
}
|
|
|
|
define zeroext i16 @packh_i16_2(i8 zeroext %0, i8 zeroext %1, i8 zeroext %2) {
|
|
; RV64I-LABEL: packh_i16_2:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: add a0, a1, a0
|
|
; RV64I-NEXT: slli a0, a0, 8
|
|
; RV64I-NEXT: or a0, a0, a2
|
|
; RV64I-NEXT: slli a0, a0, 48
|
|
; RV64I-NEXT: srli a0, a0, 48
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV64ZBKB-LABEL: packh_i16_2:
|
|
; RV64ZBKB: # %bb.0:
|
|
; RV64ZBKB-NEXT: addw a0, a1, a0
|
|
; RV64ZBKB-NEXT: packh a0, a2, a0
|
|
; RV64ZBKB-NEXT: ret
|
|
%4 = add i8 %1, %0
|
|
%5 = zext i8 %4 to i16
|
|
%6 = shl i16 %5, 8
|
|
%7 = zext i8 %2 to i16
|
|
%8 = or i16 %6, %7
|
|
ret i16 %8
|
|
}
|
|
|
|
define i64 @pack_i64_allWUsers(i32 signext %0, i32 signext %1, i32 signext %2) {
|
|
; RV64I-LABEL: pack_i64_allWUsers:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: addw a0, a1, a0
|
|
; RV64I-NEXT: slli a0, a0, 32
|
|
; RV64I-NEXT: slli a2, a2, 32
|
|
; RV64I-NEXT: srli a2, a2, 32
|
|
; RV64I-NEXT: or a0, a0, a2
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV64ZBKB-LABEL: pack_i64_allWUsers:
|
|
; RV64ZBKB: # %bb.0:
|
|
; RV64ZBKB-NEXT: addw a0, a1, a0
|
|
; RV64ZBKB-NEXT: pack a0, a2, a0
|
|
; RV64ZBKB-NEXT: ret
|
|
%4 = add i32 %1, %0
|
|
%5 = zext i32 %4 to i64
|
|
%6 = shl i64 %5, 32
|
|
%7 = zext i32 %2 to i64
|
|
%8 = or i64 %6, %7
|
|
ret i64 %8
|
|
}
|
|
|
|
define signext i32 @pack_i32_allWUsers(i16 zeroext %0, i16 zeroext %1, i16 zeroext %2) {
|
|
; RV64I-LABEL: pack_i32_allWUsers:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: addw a0, a1, a0
|
|
; RV64I-NEXT: slliw a0, a0, 16
|
|
; RV64I-NEXT: or a0, a0, a2
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV64ZBKB-LABEL: pack_i32_allWUsers:
|
|
; RV64ZBKB: # %bb.0:
|
|
; RV64ZBKB-NEXT: addw a0, a1, a0
|
|
; RV64ZBKB-NEXT: packw a0, a2, a0
|
|
; RV64ZBKB-NEXT: ret
|
|
%4 = add i16 %1, %0
|
|
%5 = zext i16 %4 to i32
|
|
%6 = shl i32 %5, 16
|
|
%7 = zext i16 %2 to i32
|
|
%8 = or i32 %6, %7
|
|
ret i32 %8
|
|
}
|