97 lines
3.4 KiB
LLVM
97 lines
3.4 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple powerpc64-ibm-aix-xcoff -mcpu=pwr10 -verify-machineinstrs \
|
|
; RUN: < %s | FileCheck %s --check-prefix=AIX
|
|
; RUN: llc -mtriple powerpc-ibm-aix-xcoff -mcpu=pwr10 -verify-machineinstrs \
|
|
; RUN: < %s | FileCheck %s --check-prefix=AIX-32
|
|
; RUN: llc -verify-machineinstrs -mtriple powerpc64le-unknown-linux-gnu \
|
|
; RUN: -mcpu=pwr10 -ppc-vsr-nums-as-vr -ppc-asm-full-reg-names < %s \
|
|
; RUN: | FileCheck %s --check-prefix=LE
|
|
; RUN: llc -verify-machineinstrs -mtriple powerpcle-unknown-linux-gnu \
|
|
; RUN: -mcpu=pwr10 -ppc-vsr-nums-as-vr -ppc-asm-full-reg-names < %s \
|
|
; RUN: | FileCheck %s --check-prefix=LE-32
|
|
; RUN: llc -verify-machineinstrs -mtriple powerpc64-unknown-linux-gnu \
|
|
; RUN: -mcpu=pwr10 -ppc-vsr-nums-as-vr -ppc-asm-full-reg-names < %s \
|
|
; RUN: | FileCheck %s --check-prefix=BE
|
|
; RUN: llc -verify-machineinstrs -mtriple powerpc-unknown-linux-gnu \
|
|
; RUN: -mcpu=pwr10 -ppc-vsr-nums-as-vr -ppc-asm-full-reg-names < %s \
|
|
; RUN: | FileCheck %s --check-prefix=BE-32
|
|
|
|
|
|
; Function Attrs: nounwind
|
|
define dso_local <4 x i16> @shufflevector_combine(<4 x i32> %0) #0 {
|
|
; AIX-LABEL: shufflevector_combine:
|
|
; AIX: # %bb.0: # %newFuncRoot
|
|
; AIX-NEXT: ld 3, L..C0(2) # %const.0
|
|
; AIX-NEXT: xxlxor 1, 1, 1
|
|
; AIX-NEXT: lxv 0, 0(3)
|
|
; AIX-NEXT: li 3, 0
|
|
; AIX-NEXT: xxperm 34, 1, 0
|
|
; AIX-NEXT: vinsw 2, 3, 8
|
|
; AIX-NEXT: vpkuwum 2, 2, 2
|
|
; AIX-NEXT: blr
|
|
;
|
|
; AIX-32-LABEL: shufflevector_combine:
|
|
; AIX-32: # %bb.0: # %newFuncRoot
|
|
; AIX-32-NEXT: lwz 3, L..C0(2) # %const.0
|
|
; AIX-32-NEXT: xxlxor 1, 1, 1
|
|
; AIX-32-NEXT: lxv 0, 0(3)
|
|
; AIX-32-NEXT: li 3, 0
|
|
; AIX-32-NEXT: xxperm 34, 1, 0
|
|
; AIX-32-NEXT: vinsw 2, 3, 8
|
|
; AIX-32-NEXT: vpkuwum 2, 2, 2
|
|
; AIX-32-NEXT: blr
|
|
;
|
|
; LE-LABEL: shufflevector_combine:
|
|
; LE: # %bb.0: # %newFuncRoot
|
|
; LE-NEXT: plxv vs0, .LCPI0_0@PCREL(0), 1
|
|
; LE-NEXT: xxlxor v3, v3, v3
|
|
; LE-NEXT: li r3, 0
|
|
; LE-NEXT: xxperm v3, v2, vs0
|
|
; LE-NEXT: vinsw v3, r3, 4
|
|
; LE-NEXT: vpkuwum v2, v3, v3
|
|
; LE-NEXT: blr
|
|
;
|
|
; LE-32-LABEL: shufflevector_combine:
|
|
; LE-32: # %bb.0: # %newFuncRoot
|
|
; LE-32-NEXT: li r3, .LCPI0_0@l
|
|
; LE-32-NEXT: lis r4, .LCPI0_0@ha
|
|
; LE-32-NEXT: xxlxor v3, v3, v3
|
|
; LE-32-NEXT: lxvx vs0, r4, r3
|
|
; LE-32-NEXT: li r3, 0
|
|
; LE-32-NEXT: xxperm v3, v2, vs0
|
|
; LE-32-NEXT: vinsw v3, r3, 4
|
|
; LE-32-NEXT: vpkuwum v2, v3, v3
|
|
; LE-32-NEXT: blr
|
|
;
|
|
; BE-LABEL: shufflevector_combine:
|
|
; BE: # %bb.0: # %newFuncRoot
|
|
; BE-NEXT: addis r3, r2, .LCPI0_0@toc@ha
|
|
; BE-NEXT: xxlxor vs1, vs1, vs1
|
|
; BE-NEXT: addi r3, r3, .LCPI0_0@toc@l
|
|
; BE-NEXT: lxv vs0, 0(r3)
|
|
; BE-NEXT: li r3, 0
|
|
; BE-NEXT: xxperm v2, vs1, vs0
|
|
; BE-NEXT: vinsw v2, r3, 8
|
|
; BE-NEXT: vpkuwum v2, v2, v2
|
|
; BE-NEXT: blr
|
|
;
|
|
; BE-32-LABEL: shufflevector_combine:
|
|
; BE-32: # %bb.0: # %newFuncRoot
|
|
; BE-32-NEXT: li r3, .LCPI0_0@l
|
|
; BE-32-NEXT: lis r4, .LCPI0_0@ha
|
|
; BE-32-NEXT: xxlxor vs1, vs1, vs1
|
|
; BE-32-NEXT: lxvx vs0, r4, r3
|
|
; BE-32-NEXT: li r3, 0
|
|
; BE-32-NEXT: xxperm v2, vs1, vs0
|
|
; BE-32-NEXT: vinsw v2, r3, 8
|
|
; BE-32-NEXT: vpkuwum v2, v2, v2
|
|
; BE-32-NEXT: blr
|
|
newFuncRoot:
|
|
%1 = shufflevector <4 x i32> zeroinitializer, <4 x i32> %0, <4 x i32> <i32 0, i32 7, i32 undef, i32 6>
|
|
%2 = insertelement <4 x i32> %1, i32 0, i64 2
|
|
%3 = trunc <4 x i32> %2 to <4 x i16>
|
|
ret <4 x i16> %3
|
|
}
|
|
|
|
attributes #0 = { nounwind }
|