99 lines
4.0 KiB
LLVM
99 lines
4.0 KiB
LLVM
; RUN: llc -march=amdgcn -verify-machineinstrs < %s | FileCheck -check-prefix=SI -check-prefix=GCN %s
|
|
; RUN: llc -march=amdgcn -mcpu=tonga -mattr=-flat-for-global -verify-machineinstrs < %s | FileCheck -check-prefix=VI -check-prefix=GCN %s
|
|
|
|
; FIXME: Check something here. Currently it seems fabs + fneg aren't
|
|
; into 2 modifiers, although theoretically that should work.
|
|
|
|
; GCN-LABEL: {{^}}fneg_fabs_fadd_f64:
|
|
; GCN: v_add_f64 {{v\[[0-9]+:[0-9]+\]}}, {{s\[[0-9]+:[0-9]+\]}}, -|v{{\[[0-9]+:[0-9]+\]}}|
|
|
define amdgpu_kernel void @fneg_fabs_fadd_f64(ptr addrspace(1) %out, double %x, double %y) {
|
|
%fabs = call double @llvm.fabs.f64(double %x)
|
|
%fsub = fsub double -0.000000e+00, %fabs
|
|
%fadd = fadd double %y, %fsub
|
|
store double %fadd, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @v_fneg_fabs_fadd_f64(ptr addrspace(1) %out, ptr addrspace(1) %xptr, ptr addrspace(1) %yptr) {
|
|
%x = load double, ptr addrspace(1) %xptr, align 8
|
|
%y = load double, ptr addrspace(1) %xptr, align 8
|
|
%fabs = call double @llvm.fabs.f64(double %x)
|
|
%fsub = fsub double -0.000000e+00, %fabs
|
|
%fadd = fadd double %y, %fsub
|
|
store double %fadd, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}fneg_fabs_fmul_f64:
|
|
; GCN: v_mul_f64 {{v\[[0-9]+:[0-9]+\]}}, {{s\[[0-9]+:[0-9]+\]}}, -|v{{\[[0-9]+:[0-9]+\]}}|
|
|
define amdgpu_kernel void @fneg_fabs_fmul_f64(ptr addrspace(1) %out, double %x, double %y) {
|
|
%fabs = call double @llvm.fabs.f64(double %x)
|
|
%fsub = fsub double -0.000000e+00, %fabs
|
|
%fmul = fmul double %y, %fsub
|
|
store double %fmul, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}fneg_fabs_free_f64:
|
|
define amdgpu_kernel void @fneg_fabs_free_f64(ptr addrspace(1) %out, i64 %in) {
|
|
%bc = bitcast i64 %in to double
|
|
%fabs = call double @llvm.fabs.f64(double %bc)
|
|
%fsub = fsub double -0.000000e+00, %fabs
|
|
store double %fsub, ptr addrspace(1) %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}fneg_fabs_fn_free_f64:
|
|
; SI: s_bitset1_b32
|
|
; VI: s_or_b32 s{{[0-9]+}}, s{{[0-9]+}}, 0x80000000
|
|
define amdgpu_kernel void @fneg_fabs_fn_free_f64(ptr addrspace(1) %out, i64 %in) {
|
|
%bc = bitcast i64 %in to double
|
|
%fabs = call double @fabs(double %bc)
|
|
%fsub = fsub double -0.000000e+00, %fabs
|
|
store double %fsub, ptr addrspace(1) %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}fneg_fabs_f64:
|
|
; SI-DAG: s_load_dwordx2 s[[[LO_X:[0-9]+]]:[[HI_X:[0-9]+]]], s[{{[0-9]+:[0-9]+}}], 0x13
|
|
; VI-DAG: s_load_dwordx2 s[[[LO_X:[0-9]+]]:[[HI_X:[0-9]+]]], s[{{[0-9]+:[0-9]+}}], 0x4c
|
|
; GCN-DAG: s_bitset1_b32 s[[HI_X]], 31
|
|
; GCN-DAG: v_mov_b32_e32 v[[LO_V:[0-9]+]], s[[LO_X]]
|
|
; GCN-DAG: v_mov_b32_e32 v[[HI_V:[0-9]+]], s[[HI_X]]
|
|
; GCN: buffer_store_dwordx2 v[[[LO_V]]:[[HI_V]]]
|
|
define amdgpu_kernel void @fneg_fabs_f64(ptr addrspace(1) %out, [8 x i32], double %in) {
|
|
%fabs = call double @llvm.fabs.f64(double %in)
|
|
%fsub = fsub double -0.000000e+00, %fabs
|
|
store double %fsub, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}fneg_fabs_v2f64:
|
|
; GCN-NOT: 0x80000000
|
|
; GCN: s_bitset1_b32 s{{[0-9]+}}, 31
|
|
; GCN: s_bitset1_b32 s{{[0-9]+}}, 31
|
|
define amdgpu_kernel void @fneg_fabs_v2f64(ptr addrspace(1) %out, <2 x double> %in) {
|
|
%fabs = call <2 x double> @llvm.fabs.v2f64(<2 x double> %in)
|
|
%fsub = fsub <2 x double> <double -0.000000e+00, double -0.000000e+00>, %fabs
|
|
store <2 x double> %fsub, ptr addrspace(1) %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}fneg_fabs_v4f64:
|
|
; GCN-NOT: 0x80000000
|
|
; GCN: s_bitset1_b32 s{{[0-9]+}}, 31
|
|
; GCN: s_bitset1_b32 s{{[0-9]+}}, 31
|
|
; GCN: s_bitset1_b32 s{{[0-9]+}}, 31
|
|
; GCN: s_bitset1_b32 s{{[0-9]+}}, 31
|
|
define amdgpu_kernel void @fneg_fabs_v4f64(ptr addrspace(1) %out, <4 x double> %in) {
|
|
%fabs = call <4 x double> @llvm.fabs.v4f64(<4 x double> %in)
|
|
%fsub = fsub <4 x double> <double -0.000000e+00, double -0.000000e+00, double -0.000000e+00, double -0.000000e+00>, %fabs
|
|
store <4 x double> %fsub, ptr addrspace(1) %out
|
|
ret void
|
|
}
|
|
|
|
declare double @fabs(double) readnone
|
|
declare double @llvm.fabs.f64(double) readnone
|
|
declare <2 x double> @llvm.fabs.v2f64(<2 x double>) readnone
|
|
declare <4 x double> @llvm.fabs.v4f64(<4 x double>) readnone
|